Design Space Exploration for Optimizing On-Chip Communication Architectures
K.Lahiri, A.Raghunathan, S.Dey, "Design Space Exploration for Optimizing On-Chip Communication Architectures", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.23, no.6, June 2004.