Xiaoliang Bai, Sujit Dey, "High-level Crosstalk Defect Simulation Methodology for System-on-Chip Interconnects," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol 23, NO. 9, September 2004. pp. 1355~1361.